



Thanks to Prof. Loh & Prof. Prvulovic







PREFETCHING

Reading: Data prefetch mechanisms, Steven P. Vanderwiel, David J. Lilja, ACM Computing Surveys, Vol. 32, Issue 2 (June 2000)










Prefetching

• If memory takes a long time, start accessing earlier









Prefetching

- Three basic questions
 - What to prefetch?
 - When to prefetch?
 - Where to put?
- Two approaches
 - Software prefetching
 - Compiler or programmer decides
 - Hardware prefetching
 - Hardware decides











Software Prefetching



(Cache missing instruction in red)

Hopefully the load miss is serviced by the time we get to the consumer



Using a prefetch instruction (or load to \$zero) can help to avoid problems with data dependencies









Software Prefetching

- Two flavors: register prefetch and cache prefetch
- Each flavor can be faulting or non-faulting
 - If address bad, does it create exceptions?
- Faulting register prefetch is binding
 - It is a normal load, address must be OK, uses register
- Not faulting cache prefetch is non-binding
 - If address bad, becomes a NOP
 - Does not affect register state
 - Has more overhead (load still there),
 ISA change (prefetch instruction),
 complicates cache (prefetches and loads different)









Prefetching

- Predict future misses and get data into cache
 - If access does happen, we have a hit now (or a partial miss, if data is on the way)
 - If access does not happen, cache pollution (replaced other data with junk we don't need)
- To avoid pollution, prefetch buffers
 - Pollution a big problem for small caches
 - Have a small separate buffer for prefetches
 - How big?
- Use 2nd level cache as a prefetch buffer.









Review & Outline

- Review:
 - DRAM scheduling
 - Prefetch
- Outline
 - How to insert prefetch requests
 - Software prefetch mechanisms
 - Hardware prefetching algorithms





Software Prefetch Hints and SSE

Intrinsics

- Programmers can insert "assembly like instructions" in a high level source code.
- One intrinsic is usually translated into one assembly code









Prefetch Insertion Mechanisms

```
for (i = 0; i < N; i++)
    ip = ip + a[i]*b[i];
   No prefetching
for (i = 0; i < N; i++)
   fetch (&a[i+1]);
                           Limitations?
   fetch (&b[i+1]);
    ip = ip + a[i]*b[i];
                          Cons: multiple requests for the same cache block
   Simple prefetching
                          No prefetching for a[0], b[0]
```







Prefetching with Loop unrolling

```
for (i = 0; i < N; i+=4) {
    fetch (&a[i+4]);
    fetch (&b[i+4]);
    ip = ip+a[i]*b[i];
    ip = ip + a[i + 1]*b[i + 1];
    ip = ip + a[i+2]*b[i+2];
    ip = ip + a[i + 3]*b[i + 3];
```

- Benefit: one request for each cache block
 - Still missing a[0], b[0]





Prefetching using Prolog/Eplilog

```
fetch (&a[0]);
    fetch (&b[0]);
for(i = 0; i < N-4; i+=4) {
    fetch (&a[i+4]);
    fetch (&b[i+4]);
    ip = ip+a[i]*b[i];
    ip = ip+a[i+1]*b[i+1];
    ip = ip+a[i+2]*b[i+2];
    ip = ip+a[i+3]*b[i+3];
    for (; i <n; i++)
       ip= ip+a[i]*b[i]
```









Prefetch Distance

- How early prefetch?
 - One iteration is enough?
 - Memory latency and amount of computation between memory accesses
 - Prefetch distance (5)

$$\delta = \left\lceil \frac{l}{S} \right\rceil$$

- I: the average memory latency (measured in cycle)
- s: the estimated cycle time of the shortest possible execution path through one loop iteration







College of Computing



Example: Prefetch Distance

```
for(i = 0; i < N-4; i+=4) {
                                           Loading an element
    fetch (&a[i+16]);
    fetch (&b[i+16);
                                    Computation
    ip = ip + a[i]*b[i];
    ip = ip + a[i + 1]*b[i + 1];
    ip = ip + a[i + 2]*b[i + 2];
    ip = ip+a[i+3]*b[i+3];
• If L/C= 4

    We must prefetch 4 elements ahead

    Problem:


   Why? And so?
```







Linked List




Georgia College of Compiler-based prefetching for recursive data structures (Text Mowry, 96)







SW Prefeetch Linked List









Prefetch Metrics

- # of useful prefetch: # of prefetched block that will be used by demand loads
- Accuracy = # of useful prefetch/total # of prefetch
- Coverage = # of useful prefetch/total # of cache misses
- Timeliness: How timely prefetch cache blocks





- Compiler or programmer need to insert
 - Usually limit to loops
- Prefetch instruction fetch/execution overhead
- Code expansion
- Static decision: Cache miss behavior needs to be predicted at static time
 - Cache sizes vary machine by machine
 - Today's processors; cores share caches.









SW Prefetch Example-I

Please insert prefetch requests

```
for (i = 0; i < reg->size; i++) {
          if (reg->node[i].state & cond...)
          ....
}
```

Lee et al. When prefetching works, When it doesn't and why









SW prefetch Example-II

```
// pbeampp.c (mcf)
for (i=2, next=0; i<=B && i<=basket_size; i++) {
          arc = perm[i]->a;
          red_cost = arc->cost - arc->tail->potential + arc->head->potential; ...
}
```

Lee et al. When prefetching works, When it doesn't and why



Prefetch Metrics: Accuracy, Coverage, Overhead



```
 \begin{array}{lll} & \text{For (ii = 0; ii < 8196; ii++) } \{ & \text{Cache size: 8KB} \\ & \text{PREFETCH(a[ii+D]);} & \text{each instruction takes 1 cycle (when cache hit)} \\ & \text{for (jj = 0; jj < 128; jj++)} \{ & \text{Data type: 2B, cache block size 8B} \\ & \text{PREFETCH(b[ii+D]);} & \text{Memory latency: fixed 100.} \\ & \text{if (cond1)} & \text{The probability of satisfying cond1 = 65\%,} \\ & \text{Prefetch accuracy and coverage} \\ & \text{Write-allocation policy} \\ & \} \end{array}
```

Definition of useful: A block is requested by demand later (anytime) Accuracy of A:

Accuracy of B









Overhead of Prefetch Instructions

- How many useuless prefetch requests for A.
- The cost of redundant requests are not so high. Why?
- But B?
- 8KB/2B: 4*1024 elements: 1024*4/3 ~= 1.5K → B can fit in the cache








Hardware Prefetching

Hardware monitors miss traffic to DRAM



Depending on prefetch algorithm/miss patterns, prefetcher injects additional memory requests

Cannot be overly aggressive since prefetches may contend for memory bandwidth, and may pollute the cache (evict other useful cache lines)









Hardware prefetch shemes

- Hardware prefetch address =
 - = func(demand memory addresses, pc, memory value, old memory address histories, etc..)

Different prefetchers have different algorithms
looking at only demand memory addresses? : stream, stride
looking at PC addresses or not
looking at memory values? Content based prefetching
old memory address histories? Markov prefetching









Stream/Stride prefetcher

- Miss address streams
 - **–** 1, 2, 3, 4
 - Prefetch 5, 6, 7
 - Stream prefetch
- Miss address streams
 - -1,4,7,10,...
 - Prefetch 13,16,19,...
 - Stride prefetch









Instruction Prefetching

- Instructions are sequential.
- Easy to predict.
- First implemented
- Next line prefetcher (one block ahead prefetcher)
 - Very simple, if a request for cache line X goes to DRAM, also request X+1
 - FPM DRAM already will have the correct page open for the request for X, so X+1 will likely be available in the row buffer
 - Can optimize by doing Next-Line-Unless-Crossing-A-Page-Boundary prefetching









Stream Buffer

- Jouppi '90
- K prefetched blocks → FIFO stream buffer
- As each buffer entry is referenced
 - Move it to cache
 - Prefetch a new block to stream buffer
 - Prefetcher buffer hit! → prefetch the next block
- Avoid cache pollution









Prefetching Aggressive

- Degree of prefetching
 - For one cache miss, how many do we prefetch?
 - E.g.) addr 0x01: \rightarrow 0x03, 0x04, 0x05, 0x06


- Prefetch distance
 - How far do we prefetch?











POWER4 Hardware data prefetch schematic

Different prefetch degree for different memory hierarchy Initial distance to hide memory latency











Stride Prefetcher

Source code level

Memory addresses



Organization of RPT



Per PC information

Chen-Baer '91









Is good to use PC?

 PC information can easily differentiate different address streams

How soon can we know PC addresses?










Markov Prefetching

- Markov prefetching forms address correlations
 - Joseph and Grunwald (ISCA '97)
- Uses global memory addresses as states in the Markov graph
- Correlation Table approximates Markov graph

Miss Address Stream

ABCABCBC...

Markov Graph



Correlation Table

miss address A B C C B A









Markov Prefetching

- History based prefetching
 - → required space for storing history
 - How much space?
 - Is it still good with a large L2 cache?
- What kind of data structures are good for this type?
 - Pointer, link list










Global History Buffer (GHB)

- Unified frame for different prefetching scheme
- Holds miss address history in FIFO order
- Linked lists within GHB connect related addresses Load PC
 - Same static load
 - Same global miss address
 - Same global delta
- Linked list walk is short compared with L2 miss latency
- Nesbit and smith '04









Contented-Directed Prefetching


- Pointer prefetching scheme
- Look at data of memory
- Search for data which might be memory addresses
 - Cooksey et al. '02







Content-Directed Prefetching (CDP)





- Speculative execution for prefetching
 - High accuracy and good coverage
 - No architectural changes
 - Multi-processors
 - SMT (later lecture)

```
for (i=1; i<N; i++) {
    listNode *p = listHead[i];
    while(p){
    work(p->data);
     p=p->next;
 original code
for (i=1; i<N; i++) {
    listNode *p = listHead[i];
    while(p){
     p=p->next;
```

speculative execution code









Review

- S/W prefetching
 - Explicit prefetching requests
 - Prefetch distance, avoid requesting the same cache block (loop unrolling)
- H/W prefetching
 - Observe cache miss address streams (stream, stride, markov, GHB)
 - Observe data in the load (content-directed prefetching)
 - Pre-execution









Runahead Execution

- A technique to obtain the memory-level parallelism benefits of a large instruction window
- When the oldest instruction is an L2 miss:
 - Checkpoint architectural state and enter runahead mode
- In runahead mode:
 - Instructions are speculatively pre-executed
 - The purpose of pre-execution is to generate prefetches
 - L2-miss dependent instructions are marked INV and dropped
- Runahead mode ends when the original L2 miss returns
 - Checkpoint is restored and normal execution resumes










Runahead Example









Overhead of Prefetching

- Overhead of software prefetching
 - Extra instructions
 - Cache pollution
 - Bandwidth consumption
- Overhead of hardware prefetching
 - Transistors (can we use that space for cache?)
 - Cache pollution
 - Bandwidth consumption

