

# CS4803DGC Design and Programming of Game Console

Spring 2011

Prof. Hyesoon Kim



**Georgia  
Tech**



College of  
Computing



# Review: Exception Return

- After the exception handler, the hardware just starts from the user mode.
- **Software** must
  - Restore the modified registers
  - CPSR must be restored from the appropriate SPSR
  - PC must be changed back to the relevant instruction address in the user instruction stream
    - These two cannot happen independently



# Return Address

- IRQ and FIQ must return **one instruction** early in order to execute the instruction that raised an exception
- Prefetch abort must return **one instruction** early to execute the instruction that had caused a memory fault when first requested
- Data abort must return the instruction that caused exception.




# Use of R15

- R15: PC
  - PC may be used as a source operand
  - Register-based shift cannot use R15 as source operands.
- **Running-ahead** PC's behavior
  - PC is always running ahead
  - PC is always pointing +8 of the current instruction
    - Imagine 3-stage pipeline machine . PC is pointing what to fetch when an instruction is in the WB stage in the 3-stage pipeline machine
- When R15 is a source, the current PC + 8 is supplied to the source operand.
- When R15 is a destination
  - S: 1: SPSR → CPSR, affecting interrupt, resource PC and CPSR automatically,



# Exception generation time


- Pre-fetch abort : instruction fetch



PC+4

PC+8

- Data abort : memory execution





# Controlling Interrupts

```
void event_EnableIRQ (void)
{
  __asm {
    MRS r1, CPSR
    BIC r1, r1, #0x80
    MSR CPSR_c, r1
  }
}
// Enable Bit 7 (set register 0)
```

```
void event_DisableIRQ (void)
{
  __asm {
    MRS r1, CPSR
    ORR r1, r1, #0x80
    MSR CPSR_c, r1
  }
}
// Disable bit 7 (set 1)
```



Bit 7: interrupt  
 Bit 6: Fast interrupt




# Typical example of interrupt handler

- SUB lr, lr, #4
  - STMFD sp!{reglist, lr}
- ; ....
- LDMFD sp!, {reglist,pc}^

# ARM946E-S: (ARM 9 in Nintendo DS)

- Soc for embedded system.
- Single chip DSP
- Embedded applications running an RTOS
- Mass storage - HDD & DVD
- Speech coders
- Automotive control
  - Cruise control, ABS, etc.
- Hands-free interfaces
- Modems and soft-modems
- Audio decoding
- Dolby AC3 digital
- MPEG MP3 audio
- Speech recognition and synthesis.






# ARM946E-S: (ARM 9 in Nintendo DS):

## Instructions

- Data processing instructions
- Load and store instructions
- Branch instructions
- Coprocessor instructions
  - Coprocessor data processing
  - Coprocessor register transfer
  - Coprocessor data transfer

# ARM 11 MP Core Processor





# New Features in ARM 11

- Improve Memory Accesses
  - **Non-blocking** (hit-under-miss) operations
- LD/ST and ALU are decoupled.
- Out-of-order completion:
  - Instructions that have no dependency on the outcome of the previous instruction can complete. !!! → Good or Bad?

<b>Feature</b>	<b>ARM9E™</b>	<b>ARM10E™</b>	<b>Intel® XScale™</b>	<b>ARM11™</b>
<b>Architecture</b>	ARMv5TE(J)	ARMv5TE(J)	ARMv5TE	ARMv6
<b>Pipeline Length</b>	5	6	7	8
<b>Java Decode</b>	(ARM926EJ)	(ARM1026EJ)	No	Yes
<b>V6 SIMD Instructions</b>	No	No	No	Yes
<b>MIA Instructions</b>	No	No	Yes	Available as coprocessor
<b>Branch Prediction</b>	No	Static	Dynamic	Dynamic
<b>Independent Load-Store Unit</b>	No	Yes	Yes	Yes
<b>Instruction Issue</b>	Scalar, in-order	Scalar, in-order	Scalar, in-order	Scalar, in-order
<b>Concurrency</b>	None	ALU/MAC, LSU	ALU, MAC, LSU	ALU/MAC, LSU
<b>Out-of-order completion</b>	No	Yes	Yes	Yes
<b>Target Implementation</b>	Synthesizable	Synthesizable	Custom chip	Synthesizable and Hard macro
<b>Performance Range</b>	Up to 250MHz	Up to 325MHz	200MHz – >1GHz	350MHz - >1GHz

**Figure 5. ARM Architecture Feature Comparisons**

The ARM11 Microarchitecture, David Gormie, ARM Ltd

# Thumb-2 ISA




- Thumb-2 is a superset of the Thumb instruction set.
- Thumb-2 introduces 32-bit instructions that are intermixed with the 16-bit instructions. The Thumb-2 instruction set covers almost all the functionality of the ARM instruction set.
- Thumb-2 is backwards compatible with the ARMv6 Thumb instruction set.



# SIMD in ARM

- Neon: ARM's SIMD engine
- 128bit SIMD
- NEON instructions perform "Packed SIMD" processing:
- Registers are considered as **vectors** of **elements** of the same **data type**
- Data types can be: signed/unsigned 8-bit, 16-bit, 32-bit, 64-bit, single precision [floating point](#)
- Instructions perform the same **operation** in all **lanes**





# Usage model of NEON


- Watch any video in **any** format
- Edit and enhance captured videos - video stabilization
- Anti-aliased rendering and compositing
- Game processing
- Process multi-megapixel photos quickly
- Voice recognition
- Powerful multichannel hi-fi audio processing



- Coretex A-9



# Tegra 2 SoC



- Dual core: ARM Cortex-A9 processors
- Ultra Low Power GeForce GPU
- ARM 7 core
- Multimedia support
  - Audio, video decode/encode

# Platforms using Tegra Boards



Notion Ink Adam

Viewsonic g Tablet



Motorola Xoom



Motorola Atrix 4g



# Ipad/Ipad2




- **dual Cortex A9,  
PowerVR SGX  
543MP2**



Cortex-A9 MPCore

# Floor Plan of A4 and A5

A4



A5



# Spec







Architecture Comparison


	ARM11	ARM Cortex A8	ARM Cortex A9	Qualcomm Scorpion
Issue Width	single-issue	dual-issue	dual-issue	dual-issue
Pipeline Depth	8 stages	13 stages	9 stages	13 stages
Out of Order Execution	N	N	Y	Partial
FPU	Optional VFPv2 (not-pipelined)	VFPv3 (not-pipelined)	Optional VFPv3-D16 (pipelined)	VFPv3 (pipelined)
NEON	N/A	Y (64-bit wide)	Optional MPE (64-bit wide)	Y (128-bit wide)
Process Technology	90nm	65nm/45nm	40nm	40nm
Typical Clock Speeds	412MHz	600MHz/1GHz	1GHz	1GHz

Operating System	iPhone OS 4.3		
Model	iPad2,3	Motherboard	K95AP
Processor	ARMv7		
Processor ID			
Processor Frequency	894 MHz	Processors	1
Cores	2	Threads	2
L1 Instruction Cache	32.0 KB	L1 Data Cache	32.0 KB
L2 Cache	1.00 MB	L3 Cache	0.00 B
Memory	502 MB	FSB	250 MHz
BIOS	N/A		


# Examples of Using Cortex-A9

Next-Generation Devices	Typical Cortex-A9 Configuration
<p><b>Mobile Handsets</b> <b>Connected Mobile Computers</b></p> 	<p><b>High-end mobile devices (1500-3000DMIPS)</b> 2-3 core processor advanced power management 32K Instruction and Data caches, 256-512K shared L2 cache using PL310, partitioned AXI NEON technology-based Media Processing Engine</p> <p><b>Mid-range, cost reduction, (900-1500DMIPS)</b> Single core processor with NEON or FPU 16K or 32K instruction and data caches 128-256K L2 cache using PL310, single AMBA AXI bus</p> <p><b>Feature-rich mass market (600-900DMIPS)</b> Single core processor with FPU 16K instruction and data caches, single AXI</p>
<p><b>Consumer and Auto-infotainment</b></p> 	<p><b>Consumer: user interactions (800-3000DMIPS)</b> 1-4 core processors giving design scalability across family of devices 32K instruction and data caches with 0-512K L2 cache NEON technology for advanced media and DSP processing Advanced bus interface unit for high-speed memory transfers between on-chip 3D engines and network interface MACs AMP configurations using separate CPU for real-time RTOS</p>
<p><b>Networking / Home Gateways</b></p> 	<p><b>Enterprise market (4000-8000DMIPS)</b> 3-4 core performance optimized implementation 32K+64K instruction and data cache 512K-2MB L2 cache, dual 64 bit AMBA AXI interfaces</p> <p><b>Consumer devices (800-1500DMIPS)</b> 1x or 2x multicore utilizing coherent accelerators 32+32K instruction and data, with 256-512K shared L2 cache NEON or VFP when offering media gateway or services</p>
<p><b>Embedded</b></p> 	<p><b>Embedded media and imaging (800-2000DMIPS)</b> 2x multicore utilizing coherent accelerators 32+32K instruction and data with 256K shared L2 cache FPU for postscript and image manipulation and enhancement Code migration through selective AMP/SMP deployments</p>

# Coretex-A9 Micro-Architecture



# MP Cortex A-9 Processors








# ARM BUS

# Advanced Microcontroller Bus Architecture (AMBA)




- Single clock edge protocol

# AMBA



- AHB (Advanced High-performance Bus)
  - New standard
  - Connect high-performance system
  - Burst mode data transfer and split transactions
  - Pipelined
- ASB (Advanced System Bus)
  - Old standard
  - Connect high-performance system
  - Pipelined
  - Multiple systems
- APB (Advanced Peripheral Bus)
  - A simpler interface for low-performance peripherals
  - Low power
  - Latched address, simple interface

# Bus Arbitration





# AMBA Arbitration

- A bus transaction is initiated by a bus master which requests access from a central arbiter.
- The arbiter decides priorities when there are conflicting requests.
- The design of the arbiter is a system specific issue.
- The ASB only specifies the protocol:
  - The master issues a **request** to the arbiter
  - When the bus is available, the arbiter issues a **grant** to the master.



# Bus Pipelining

- A memory access consists of several cycles (including arbitration)
- Since the bus is not used in all cycles, pipelining can be used to increase performance

Write Access

	AR	ARB	AG	RQ	ACK
Arb request	█				
Arbiter		█			
Arb grant			█		
Bus				█	█

Read Access


	AR	ARB	AG	RQ	P	RPLY
Arb request	█					
Arbiter		█				
Arb grant			█			
Bus				█		█

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1. Read	AR	ARB	AG	RQ	P	RPLY									
2. Write		AR	ARB	AG	Stall	Stall	RQ	ACK							
3. Write			AR	ARB	Stall	Stall	AG	Stall	RQ	ACK					
4. Read				AR	Stall	Stall	ARB	Stall	AG	Stall	RQ	P	RPLY	RQ	
5. Read							AR	Stall	ARB	Stall	AG	RQ	P	RPLY	
6. Read								AR	Stall	ARB	AG	Stall	Stall	RQ	
Bus busy				█		█	█	█	█	█	█	█	█	█	█



# Split Transactions



- A transaction is splitted into a two transactions
  - Request-transaction
  - Reply-transaction
- Both transactions have to compete for the bus by arbitration





# Burst Messages

- Overheads can be reduced if the requests are sent as a burst
- Overheads
  - Arbitration, Addressing, Acknowledgement
- Better efficiency, but be careful with long requests







# Bus Bridges

- Bus bridges are used to separate high-performance devices from low-performance devices
- All communication from high-performance bus with the low performance device goes via the bridge