CS3220 - Processor Design

Assignments

Home
Announcements
Policies
Assignments
Notes/Slides

...................................................................................................................................................................................................

Assignment 0 - Due Thursday 8/21 (pdf)
Assignment 1 - Due Tuesday 9/09 (pdf)
Assignment 2 - Due Thurday 9/18 (pdf)
Assignment 3 - Due Monday 10/06 (pdf - UPDATE: you can submit anytime Monday before midnight)
- Example 1 (example.*)
  - assembly file (example.asm)
  - binary file (example.bin)
  - disassembler output (example.dis)
  - simulator log (example.log)
  - verbose simulator trace (example.trace)
- Example 2 (harder.*)
  - assembly file (harder.asm)
  - binary file (harder.bin)
  - disassembler output (harder.dis)
  - simulator log (harder.log)
  - verbose simulator trace (harder.trace)
- Example 3 (LCD.*)
  - assembly file (LCD.asm)
  - binary file (LCD.bin)
  - disassembler output (LCD.dis)
  - simulator log (LCD.log)
  - verbose simulator trace (LCD.trace)
- Example 4 (fib.*) - extra file used for grading
  - assembly file (fib.asm)
  - binary file (fib.bin)
  - disassembler output (fib.dis)
  - simulator log (fib.log)
  - verbose simulator trace (fib.trace)
- Note: Your simulator does not have to provide an identical output trace. However, please have your simulator output the final PC and register state in the same format as in the .log files.
Assignment 4 - Due Tuesday 10/28 (pdf)
- Flash Programming (pdf)
- main_memory.v (Verilog)
- LCD.v (Verilog)
- debounce.v (Verilog)
- FPGA_top_level.v (Verilog)
- FPGA_top_level.ucf (UCF)
- FPGA_top_level_tb.v (Testbench)
- bin-to-mcs.pl (perl script)
- Flash Programmer (.zip file)
- Example Files
  - test.mcs (MCS hex file)
  - example2.asm (assembly file)
  - example2.bin (binary file)
  - example2.mcs (MCS hex file)
Assignment 5 - Due Tuesday 11/18 (pdf)
- FPGA_top_level.v (.v file)
- FPGA_top_level.ucf (.ucf file)
- LCD.v (.v file)
- main_memory.v (.v file)
- debounce.v (.v file)
- fetch.v (.v file)
- decode.v (.v file)
Assignment 6 - Due Tuesday 12/8 (pdf)
- LCD.asm (.asm file)
- LCD.bin (.bin file)
- LCD.mcs (.MCS file)
- bin-to-mcs.pl (.pl file)
- assembler.pl (.pl file)

Xilinx ISE

Please go to the following website Xilinx ISE Download and attempt to install the "Xilinx ISE WebPACK" software. You may need to create an account for the xilinx.com website.