
The future of nano-computing

George Bourianoff Intel Corporation Presented to International Engineering Consortium and Electrical and Computer Engineering Department Heads Jan. 27, 2003 San Jose, Ca



Key messages

- CMOS scaling will continue for next 12 –15 years
- Alternative new technologies will emerge and begin to be integrated on CMOS by 2015
- Nanoscience research is needed to facilitate radical new scalable technologies beyond 2020

The future of nanocomputing

- Introduction
- Scaled CMOS
- Nano-computing, nano-technology and nano-science
- Radical new technologies
- Challenges
- Conclusions

The foundations of microelectronics

Government funded research in solid state physics in 1930's and 40's laid the foundation

- **Central Breakthroughs:**
- •Band structure concept
- •Minute amounts of impurities control properties

•Advances in purification and high quality crystal growth of Si and Ge Beginning about 1946, we began to utilize this knowledge base

Most basic semiconductor devices were demonstrated within 12 years

ities	Bipolar transistor	1948
	Field effect transistor	1953
and of Si	LED	1955
101 51	Tunnel diode	1957
	IC	1959
Intel Corp. Geo	Laser Drge Bourianon	1960

The beauty of silicon

For four decades, the semiconductor industry has steadily reduced the unit cost of IC components by



- 1. Scaling device dimensions downward
- Scaling wafer diameter upward

	1990	1995	2000	
DRAMs	4 MB	64 MB	1 GB	
Feature size	0.8 µm	0.35 µm	0.15 µm	
Wafer diameter	6"	8"	12"	
Cost per	\$6.50	\$3.14	\$0.10	
Megabit				

Brick Walls on the ITRS

VEAD	4000	0000	0005	
YEAR	1999	2002	2005	2
TECHNOLOGY NODE	180 nm	130 nm	100 nm	7
On-chip local frequency (MHz)	1.25	2.10	3.50	
Number of metal levels - Logic	6-7	7-8	8-9	
Number of optional levels	0	2	2	
Jmax (A/cm ²) - wire (at 105°C)	5.8 E5	9.6 E5	1.4 E6	2
Local wiring pitch - DRAM non-contacted (nm)	360	260	200	
Local wiring pitch - Logic (nm)	500	325	230	
Local wiring AR-Logic (Cu)	1.4	1.5	1.7	
Cu local dishing (nm)	18	14	11	
Intermediate wiring pitch - Logic (nm)	560	405	285	
Intermediate wiring h/w AR - Logic (Cu DD via/lin)	2.0/2.1	2.2/2.1	2.4/2.2	2
Cu intermediate wiring dishing -				
15 um wide wire (nm)	64	51	41	
Dielectric erosion, intermediate wiring				
50% density (nm)	64	51	41	
Global wiring pitch - Logic (nm)	900	650	460	
Global wiring h/w AR - Logic - Cu DD via/line (nm)	2.2/2.4	2.5/2.7	2.7/2.8	2
Cu global wiring dishing, 15 um wide wire (nm)	116	95	76	
Contact aspect ratio - DRAM, stacked cap	9.3	11.4	13	
Conductor effective resistivity (uohm -cm)	2.2	2.2	2.2	
Barrier/cladding thickness (nm)	17	13	10	
Interlevel metal insulator effective				
dielectric constant (k) - Logic	4.0 - 3.5	3.5 - 2.7	2.2 - 1.6	


2008	2011	2014
		35 nm
		13.50
		10
		4
	-	4.6 E6
		70
		85
	2.1	2.2 - 2.3
9	7	5
210	145	110
2.5/2.3	2.7/2.4	2.9/2.5
30	22	17
0	0	0
330	240	170
2.8/2.9	2.9/3.0	3.0/3.1
55	38	20
14.1	16.1	23.1
1.8	< 1.8	< 1.8
0	0	0
1.4	<1.5	<1.5
	2.5/2.3 30 0 330 2.8/2.9 55 14.1 1.8 0	70 nm 50 nm 6.00 10.00 9 9-10 3 4 2.1 E6 3.7 E6 140 100 165 120 1.9 2.1 9 7 210 145 2.5/2.3 2.7/2.4 30 22 0 0 330 240 2.8/2.9 2.9/3.0 55 38 14.1 16.1 1.8 <1.8 0 0

Solutions Exist Solutions being pursued 2/5/2003 No known solutions

ourianoff


 $\mathbf{\bar{\alpha}}$

1.4




Intel Corp. George Bourianoff


The ingredients of scaling



Scaling Will continue as long as ($\delta \cosh$) /($\delta performance$) < alternate technologies ($\delta \cosh$) /($\delta performance$) < alternate technologies ($\delta \cosh$) / ($\delta performance$) < $\delta here a bourian of f$




70nm transistor for 0.13µm process 2001 production




Transistor Scaling

Demo: 2000




30nm transistor Prototype

Source: Intel (IEDM, Dec 2001)




Drain Voltage (V)




15nm transistor prototype


New Materials




New Geometries



Improved processing



EUV Lithography Prototype Exposure Tool



50nm Lines Printed with EUV Lithography

EUV lithography in commercialization phase Cost effectiveness is key challenge

2/5/2003

Intel Corp. George Bourianoff

Source: Sandia

The limits of logic scaling

- For an *arbitrary* switching device made of of a single electron in a dual quantum well
 Operating at room temperature
- It can be shown a power dissipation limit of 100 W/cm**2
- Will limit the operational frequency to ~100 GHz at length scales ~ 4 nm

CMOS device circa 2016

- Cost 10⁻¹¹ \$/gate
- Size 8 nm / device
- Speed 0.2 ps /operation



10⁻¹⁸ J/operation


Intel Corp. George Bourianoff

The future of nanocomputing

- Introduction
- Scaled CMOS

- Nano-computing, nano-technology and nano-science

- A taxonomy
- New devices
- New architectures
- Alternative state variables
- Radical new technologies
- Challenges
- Conclusions




The future of nanocomputing

– Introduction


Scaled CMOS

- Nano-computing, nano-technology and nano-science

- A taxonomy
- New devices
- New architectures
- Alternative state variables
- Radical new technologies
- Challenges
- Conclusions




CNT-FET Device Structure




2/5/2003

Nanowire Gating Geometries

Back gate




Top gate




Coaxial gate

2/5/2003



Top-gated p-Si Nanowire Transistors




2/5/2003

Intel Corp. George Bourianoff

 $V_{GS}(V)$


22

Crossed Nanowire Structures: A Powerful Strategy for Creation & Integration of Nanodevices



- Nanowires serve dual purpose: both active devices and interconnects.
- All key nanoscale metrics are defined during synthesis and subsequent assembly.
- Crossed nanowire architecture provides natural scaling and potential for integration at highest densities.
- No additional complexity (with added material). C. Leiber et. al., Harvard U

Crossed Nanowire FETs



In crossed nanowire FETs (cNW-FET), all critical nanoscale metrics are defined by synthesis and assembly:

- channel width by the active nanowire diameter (to 2 nm)
- channel length by the gate nanowire diameter (to 1-2 nm)
- gate dielectric oxide coating on the nanowires (to 1 atomic layer)

The conductance of cNW-FETs can be changed by more than 10⁵-times with less than 0.1 V variation in the nano-gate.

2/5/2003


Intel Corp. George Bourianoff

24

Huang, Duan, Lieber et al., *Science* **294**, 1313 (2001)

Device Demonstrated

P-N Junction




Lieber/Harvard

Room temperature Single Electron Transistor (SET)

•Single electron in "island" controls current flow from source to drain

•Typical sizes of the TiOx lines are 15-25 nm widths and 30-50 nm lengths.

•Typical island sizes are 30-50 nm by 35-50 nm




Courtesy, NEC, IEDM 2000, PP 481

2/5/2003


Intel Corp. George Bourianoff

Spin resonance transistor (SRT)

- Transistors that control spins rather than charge
- More energy efficient than conventional transistors
- Combines magnetic and electrostatic fields
- May enable quantum computing



Courtesy Eli Yablanovitch, UCLA



Source: M.Reed & others, Yale Univ and Rice Univ

The future of nanocomputing

- Introduction
- Scaled CMOS

- Nano-computing, nano-technology and nano-science

- A taxonomy
- New devices
- New architectures
- Alternative state variables
- Radical new technologies
- Challenges
- Conclusions

Emerging Research Architectures


		• • •		0 - な - 0 ☆		Cogno of the hon 1 (An in Custom Delains)
ARCHITECTURE	3-D INTEGRATION	Quantum Cellular Automata	Defect Tolerant Architecture	Molecular Architecture	Cellular Nonlinear Networks	QUANTUM COMPUTING
Device Implementation	CMOS with dissimilar material systems	Arrays of quantum dots	Intelligently assembles nanodevices	Molecular switches and memories	Single electron array architectures	Spin resonance transistors, NMR devices, Single flux quantum devices
Advantages	Less interconnect delay, Enables mixed technology solutions	High functional density. No interconnects in signal path	Supports hardware with defect densities >50%	Supports memory based computing	Enables utilization of single electron devices at room temperature	Exponential performance scaling, Enables unbreakable cryptography
Challenges	Heat removal, No design tools, Difficult test and measurement	Limited fan out, Dimensional control (low temperature operation), Sensitive to background charge	Requires pre- computing test	Limited functionality	Subject to background noise, Tight tolerances	Extreme application limitation, Extreme technology
MATURITY	Demonstration	Demonstration	Demonstration	Concept	Demonstration	Concept

Quantum Cellular Automata

Adder circuit with carry executed in QCA logic


Example of asynchronous, CNN, nearest neighbor architecture

Courtesy of Notre Dame




Fault tolerant architecture

- All-memory architecture
- Defect tolerant
- Potentially self-repairing and reconfigurable




Phase logic

- Store information in the relative phase of 2 signals
- Multi-valued logic possible depending on frequencies of 2 signals
- Tunneling Phase logic devices use RTDs to create one of the signals



Courtesy: R Keihle, University of Minnesota

Quantum Computer



Selected technological implementations

- Liquid-state NMR
- Linear ion trap
- Coupled quantum dots
- •Deterministically doped semicondustor structures

The future of nanocomputing

– Introduction

Scaled CMOS

- Nano-computing, nano-technology and nano-science

- A taxonomy
- New devices
- New architectures
- Alternative state variables
- Radical new technologies
- Challenges
- Conclusions

Alternative state variables

- Electric charge
- Molecular state
- Spin orientation
- Electric dipole orientation

- Photon intensity
- Photon polarization
- Quantum state
- Phase state
- Mechanical state

The future of nanocomputing

– Introduction

Scaled CMOS

- Nano-computing, nano-technology and nano-science

- A taxonomy
- New devices
- New architectures
- Alternative state variables
- Radical new technologies
- Challenges
- Conclusions

Economic criteria

- Economic relevance criteria
 - The risk adjusted ROI for any new technology must exceed that of silicon
- Caution
 - Sufficiently advanced technologies will create their own applications. New technologies cannot necessarily be justified by current day applications.

Technical criteria


- CMOS compatibility
- Energy efficiency
- Scalability
- Performance
- Architectural compatibility
- Sensitivity to parametric variation
- Room temperature operation
- Stability and reliability

Existence proof for alternate models





The brain is the ultimate model for its ability to deal with complexity

- Little understanding on its architecture & organization
- It is however
 - Orders of magnitude more powerful than the best microprocessor
 - Self assembled
 - Parallel operation
 - Self repairing to a significant degree
 - Fault tolerant
 - Runs on $\sim 10W$



The integration challenge






Conclusions

- CMOS scaling will continue for next 12 –15 years
- Alternative new technologies will emerge and begin to be integrated on CMOS by 2015
- Nanoscience research is needed to facilitate radical new scalable technologies beyond 2020


For further information on Intel's silicon technology, please visit the Silicon Showcase at www.intel.com/research/silicon

Backup






For about four decades now we have exploited (mined) our investment in basic science and we have continuously evolved the devices based on this understanding





What new basic science is needed?


$$\vec{s} \rightarrow R$$

• *Spin manipulation*, e.g. transport, storage, detection, creation, ...












• *Precise location of atoms* e.g. coherent manipulation of entangled wavefunctions



Coaxially-Gated Si-Ge



Devices Demonstrated Nanowire FET





Lieber/Harvard

Photonic devices

Man-made crystals produced by etching precisely placed holes in silicon or III-V material

Can produce, detect and manipulate light more efficiently than naturally occurring materials






System software design needs to facilitate emerging technologies Challenge

- CMOS is based on Boolean logic and binary data representation
- Alternative technologies will require "native" logic systems and data representations to optimize their performance

Solution?

 Design science must provide functional abstractions and interfaces to couple multiple, dissimilar technologies into a single functional system



Changing architectural paradigms

Current

- Boolean logic
- Binary data representation

- 2D
- Homogeneous
- Globally interconnected
- Synchronous
- Von Neuman
- <u>3</u> terminal

Future

- Neural networks, CNN, QCA,...
- Associative, patterned, memory based, ... data representations
- 3D
- Non homogeneous
- Nearest neighbor
- Asynchronous
- Integrated memory/logic
- 2 terminal