


CS4803DGC Design Game Consoles

Spring 2010 Prof. Hyesoon Kim












Cell











Motivation: Cell golas

- Outstanding performance, especially on game/multimedia applications.
 - Challenges: Power Wall, Frequency Wall, Memory Wall
- Real time responsiveness to the user and the network.
- Challenges: Real-time in an SMP environment, Security
- Applicable to a wide range of platforms.
- Challenge: Maintain programmability while increasing performance









Solutions



- More slower threads
- Asynchronous loads
- Efficiency wall:
- More slower threads
- Specialized function
- Power wall:
- Reduce transistor power
 operating voltage
 limit oxide thickness scaling
 limit channel length
- Reduce switching per function

Increase Concurrency

> Increase Serialization









Cell Concept

- Compatibility with 64b Power Architecture™
 - Builds on and leverages IBM investment and community
- Increased efficiency and performance
 - Non Homogeneous Coherent Chip Multiprocessor
 - Allows an attack on the "Frequency Wall"
 - Streaming DMA architecture attacks "Memory Wall"
 - High design frequency, low operating voltage attacks "Power Wall"
 - Highly optimized implementation
- Interface between user and networked world
 - Flexibility and security
 - Multi-OS support, including RTOS/non-RTOS
 - Architectural extensions for real-time management









Key Attributes

- High design frequency -> low voltage and low power
- Power architecture compatibility to utilize IBM software infrastructure & experiences
- SPE: SIMD architecture. Support media/game applications
- A power & area efficient PPE










Cell Processor Block Diagram












Cell Architecture is ...

64b Power Architecture™



compatible with 32/64b Power Arch. Applications and OS's










Cell Architecture is ... 64b Power Architecture™




Georgia College of Tech Computing











Georgia College of Computing







Coherent Offload

- DMA into and out of Local Store equivalent to Power core loads
 & stores
- Governed by Power Architecture page and segment tables for translation and protection
- Shared memory model
 - Power architecture compatible addressing
 - MMIO capabilities for SPEs
 - Local Store is mapped (alias) allowing LS to LS DMA transfers
 - DMA equivalents of locking loads & stores
 - OS management/virtualization of SPEs
 - Pre-emptive context switch is supported (but not efficient)










PPE Major Units










PPE Pipeline













SPE Major Units





14.5mm2 (90nm SOI)










SPE Pipeline











PPE (POWER PROCESSOR ELEMENT)










PPE Major Units









PPE

- Pipeline depth: 23 stages
- Dual in-order issue
- 2way SMT (issue 2 instructions from 2 threads)
- 1st level: 32KB 2nd level: 512KB
- Cache optimization:
 - Set locking, no write (reduce pollution) feature










PPE Pipeline











PPE

- IU (Instruction unit): instruction fetch, decode, branch, issue and completion
 - Fetch 4 instructions per cycle per thread
 - 4KB branch predictor (global + local)
 - XU (Fixed point unit)
- VSU (A vector scalar unit): vector scalar and floating point









SPE (SYNERGISTIC PROCESSOR ELEMENTS)











SPE Major Units





14.5mm2 (90nm SOI)










SPE Pipeline












Load and Store in SPE

- Local store is a private memory
- Load/store instruction to read or write
- DMA (Direct Memory Access) unit transfers data between local store and system memory











SPE Core


- SIMD RISC-style 32 bit fixed length instruction
- 2-issue core (static scheduling)
- 128 General purpose registers (both floating points, integers)
- Most instructions operates on 128bit wide data
 (2 x 64-bit, 4 x 32-bit, 8 x 16-bit, 1638-bit, and 128x1-bit)
- Operations: single precision floating point, integer arithmetic, logical, loads, stores, compares and branches
- 256KB of private memory




















Even Pipe & Odd Pipe



Static scheduling:
Fetch 2 instructions
Check whether it can be
done in parallel or not
If not execute in-order









Memory Space

- No O/S on SPE
- Only user mode
- Fixed delay and without exception, greatly simplifying the core design









DMA Engine

- Transfers are divided into 128 Bytes packets for the on chip interconnect
- Typical 128B requires 16 processor cycles
- Instruction fetch 128B (reduce the pressure to DMA)
- DMA priority
 - Commands (high) → loads/stores → instruction (prefetch)
 - Special instruction to force instruction fetch









Branch

- Compiler/programmer hint
 - An upcoming branch address and branch target, prefetching at least 17 instructions
- 3-source bitwise selection instruction to eliminate branch (similar to predication)
- Multi-path and select instructions
- SMBTB: software managed BTB, software loads the target address into a register file.










On-chip network



- Rambus XDR
- 12.8 GB/s per 32bit memory channel (x2)
- High bandwidth support between cell processors
- IOIF: Input—output interface;
 BIF: broadband interface









360 Hardware:

- 1. Support for DVD-video, DVD-Rom, DVD-R/RW, CD-DA, CD-Rom, CD-R, CD-RW, WMA CD, MP3 CD, JPEG photo CD
- 2. All games supported at 16:9, 720p and 1080i, anti-aliasing
- 3. Customizable face plates to change appearance
- 4. 3 USB 2.0 ports
- 5. Support for 4 wireless controllers
- 6. Detachable drive
- 7. Wi-Fi ready

Custom IBM PowerPC-based CPU

- 3 symmetrical cores at 3.2 GHz each
- 2 hardware threads per core
- 1 VMX-128 vector unit per core
- 1 MB L2 cache

CPU Game Math Performance

- 9 billion dots per second









Custom ATI Graphics Processor

- 500 MHz
- 10 MB embedded DRAM
- 48-way parallel floating-point shader pipelines
- unified shader architecture

Memory

- -512 MB GDDR3 RAM
- 700 MHz DDR

Memory Bandwidth

- 22.4 GB/s memory interface bus bandwidth
- 256 GB/s memory bandwidth to EDRAM
- 21.6 GB/s frontside bus

Audio

- Mulitchannel surround sound output
- Supports 48khz 16-bit audio
- 320 independent decompression channels
- 32 bit processing
- 256+ audio channels
- Games: Over 100 games available Marquee games include Gears of War, Tom Clancy line of games, Call of Duty 3, and F.E.A.R.

http://www.ps3vault.com/ps3-specifications/ps3-vs-xbox-366ch | Computer |







- **PS3 Specification**
- CPU: Cell Processor PowerPC-base Core @3.2GHz
 - 1 VMX vector unit per core
 - 512KB L2 cache
 - 7 x SPE @3.2GHz
 - 7 x 128b 128 SIMD GPRs
 - 7 x 256KB SRAM for SPE
 - *1 of 8 SPEs reserved for redundancy
 - Total floating point performance: 218 gigaflops
- GPU RSX @ 550MHz
 - 1.8 TFLOPS floating point Performance
 - Full HD (up to 1080p) x 2 channels
 - Multi-way programmable parallel Floating point shader pipelines
 - Sound Dolby 5.1ch, DTS, LPCM, etc. (Cell-based processing)
- Memory
 - 256MB XDR Main RAM @3.2GHz
 - 256MB GDDR3 VRAM @700MHz
 - System Bandwidth Main RAM- 25.6GB/s
 - VRAM-22.4GB/s
 - RSX- 20GB/s (write) + 15GB/s (read)
- SB2.5GB/s (write) + 2.5GB/s (read)
 http://www.ps3vault.com/ps3-specifications/ps3-vs-xbox-36ech









SYSTEM FLOATING POINT PERFORMANCE:

2 teraflops

STORAGE

HDD Detachable 2.5" HDD slot x 1 I/O–USB Front x 4, Rear x 2 (USB2.0) Memory Stickstandard/Duo, PRO x 1 SD standard/mini x 1 CompactFlash(Type I, II) x 1

COMMUNICATION

Ethernet (10BASE-T, 100BASE-TX, 1000BASE-T) x 3 (input x 1 + output x 2) Wi-Fi IEEE 802.11 b/g (60gig only)

Bluetooth–Bluetooth 2.0 (EDR) ControllerBluetooth (up to 7) USB 2.0 (wired) Wi-Fi (PSP) Network (over IP)

AV OUTPUT

Screen size 480i, 480p, 720p, 1080i, 1080p, HDMI out x 2, AV multi out x 1, Digital out (optical) x 1

DISC MEDIA CD, DVD...

