


CS4803DGC Design Game Consoles

Spring 2010 Prof. Hyesoon Kim




Thanks to Prof. Loh & Prof. Prvulovic







Von Neumann Model





College of

Computing

Georgia Tech

 http://www.youtube.com/watch?v=_Lm7Acr 5ysY&feature=related



Xbox 360 System Block Diagram





Figure 2. Xbox 360 system block diagram.

Georgia College of Tech Computing



Xbox 360 CPU Block Diagram



ollege of




PROCESSOR DESIGN



College of Computing




Overview of a Processor






Dependences/Dependencies

- Data Dependencies
 - RAW: Read-After-Write (True Dependence)
 - WAR: Anti-Depedence
 - WAW: Output Dependence
- Control Dependence
 - When following instructions depend on the outcome of a previous branch/jump





Dynamic scheduling






College of Computing



Impact of Ignoring Dependencies








Eliminating WAR Dependencies


WAR dependencies are from reusing registers

A: R1 = R3 / R4 B: R3 = R2 * R4









College of

Computing

With no dependencies, reordering still produces the correct results


Georgia Tech



Eliminating WAW Dependencies

WAW dependencies are also from reusing registers

A: R1 = R2 + R3 B: R1 = R3 * R4 A: **R5** = R2 + R3 B: R1 = R3 * R4






Better Solution: HW Register Renaming


- Give processor more registers than specified by the ISA
 - temporarily map ISA registers ("logical" or "architected" registers) to the *physical* registers to avoid overwrites
- Components:
 - mapping mechanism
 - physical registers
 - allocated vs. free registers
 - allocation/deallocation mechanism

Register Renaming

Example

- I3 can not exec before I2 because
 I3 will overwrite R5
- I5 can not go before I2 because
 I2, when it goes, will overwrite
 R2 with a stale value







Register Renaming


- Solution: Let's give I3 temporary name/ location (e.g., S) for the value it produces.
- But I4 uses that value,
 so we must also change that to S...
- I1: ADD R1, R2, R3
 I2: SUB R2, R1, R5
 I3: AND R5 R11, R7
 I4: OR R8, R5, R2
 I5: XOR R2, R4, R11

Computing

- In fact, all uses of R5 from I3 to the next instruction that writes to R5 again must now be changed to S!
- We remove WAW deps in the same way: change R2 in I5 (and subsequent instrs) to T.

Register Renaming

- Implementation
 - Space for S, T, etc.
 - How do we know when to rename a register?
- Simple Solution
 - Do renaming for every instruction
 - Change the name of a register each time we decode an instruction that will write to it.
 - Remember what name we gave it ©




Georgia





Register File Organization

 We need some physical structure to store the register values





OUT OF ORDER (OOO) EXECUTION

Georgia College of Tech Computing



Re-Order Buffer (ROB)


- Separates architected vs. physical registers
- Tracks program order of all in-flight insts

 Enables in-order completion or "commit"






Hardware Organization





Issue

- Read inst from inst buffer
- Check if resources available:
 - Appropriate RS entry
 - ROB entry
- Read RAT, read (available) sources, update RAT
- Write to RS and ROB



Georgia

Tech

College of Computing



Exec

- Same as before
 - Wait for all operands to arrive
 - Compete to use functional unit
 - Execute!





Write Result

- Broadcast result on CDB
 (any dependents will grab the value)
- Write result back to your **ROB** entry
 - The ARF holds the "official" register state, which we will only update in program order
 - Mark ready/finished bit in ROB (note that this inst has completed execution)
- Reservation station can be freed.



Commit

- When an inst is the oldest in the ROB – i.e., ROB-head points to it
- Write result (if ready/finished bit is set)
 - If register producing instruction: write to architected register file
 - If store: write to memory
 - Q: What about load?
- Advance ROB-head to next instruction
- This is what the outside world sees

 And it's all in-order
 Georgia
 Georgia




Computing

Tech

Commit Illustrated

- Make instruction execution "visible" to the outside world
 - "Commit" the changes to the architected state









Computing

Multithreaded Processors

- Single thread in superscalar execution: dependences cause most of stalls
- Idea: when one thread stalled, other can go
- Different granularities of multithreading
 - Coarse MT: can change thread every few cycles
 - Fine MT: can change thread every cycle
 - Simultaneous Multithreading (SMT)
 - Instrs from different threads even in the same cycle
 - AKA Hyperthreading






Simultaneous Multi-Threading

- Uni-Processor: 4-6 wide, lucky if you get 1-2 IPC – poor utilization
- SMP: 2-4 CPUs, but need independent tasks
 - else poor utilization as well
- SMT: Idea is to use a single large uni-processor as a multi-processor










Overview of SMT Hardware Changes

- For an N-way (N threads) SMT, we need:
 - Ability to fetch from N threads
 - N sets of architectural registers (including PCs)
 - N rename tables (RATs)
 - N virtual memory spaces
 - Front-end: branch predictor?: no, RAS? :yes
- But we don't need to replicate the entire OOO execution engine (schedulers, execution units, bypass networks, ROBs, etc.)



SMT Fetch

• Multiplex the Fetch Logic



32


Tech

Computing



SMT Rename

- Thread #1's R12 != Thread #2's R12
 - separate name spaces
 - need to disambiguate




Georgia

Tech



SMT Issue, Exec, Bypass, ...

No change needed



34

Collegeof

Georgia

Tech



SMT Commit

- Register File Management

 ARF/PRF organization
 - need one ARF per thread
- Need to maintain interrupts, exceptions, faults on a per-thread basis
 - like OOO needs to appear to outside world that it is in-order, SMT needs to appear as if it is actually N CPUs