

#### **CS4803DGC Design Game Consoles**

Spring 2010 Prof. Hyesoon Kim



Xbox 360 System Architecture, 'Anderews, Baker



#### **Xbox 360 System Block Diagram**




Figure 2. Xbox 360 system block diagram.

Georgia College of Tech Computing



# **Xbox 360 Architecture**

- 3 CPU cores
  - 4-way SIMD vector units
  - 8-way 1MB L2 cache (3.2 GHz)


- 2 way SMT


- 48 unified shaders
- 3D graphics units
- 512-Mbyte DRAM main memory
- FSB (Front-side bus): 5.4 Gbps/pin/s (16 pins)
- 10.8 Gbyte/s read and write



# Xbox 360 vs. Windows

- Xbox 360: Big endian
- Windows: Little endian





Georgia

Tech


College of

Computing

http://msdn.microsoft.com/en-us/library/cc308005(VS.85).aspx



#### **Xbox 360 CPU Block Diagram**



ollege of




#### **On-chip caches**

- L2 cache :
  - Greedy allocation algorithm
  - Different workloads have different working set sizes
- 2-way 32 Kbyte L1 I-cache
- 4-way 32 Kbyte L1 data cache
- Write through, no write allocation
- Cache block size :128B (high spatial locality)



#### Core

- 2-way SMT,
- 2 insts/cycle,
- In-order issue
- Separate vector/scalar issue queue (VIQ)





# VMX 128

• Four-way SIMD VMX 128 units:

- FP, permute, and simple

- 128 registers of 128 bits each per hardware thread
- Added dot product instruction (simplifying the rounding of intermediate multiply results)
- 3D compressed data formats . Use compressed format to store at L2 or memory. 50% of space saving.



# **A Brief History**

- First game console by Microsoft, released in 2001, \$299 Glorified PC
  - 733 Mhz x86 Intel CPU, 64MB DRAM, NVIDIA GPU (graphics)
  - Ran modified version of Windows OS
  - ~25 million sold
- XBox 360
  - Second generation, released in 2005, \$299-\$399
  - All-new custom hardware
  - 3.2 Ghz PowerPC IBM processor (custom design for XBox 360)
  - ATI graphics chip (custom design for XBox 360)
  - 34+ million sold (as of 2009)
- Design principles of XBox 360 [Andrews & Baker]
  - Value for 5-7 years
  - -! big performance increase over last generation
  - Support anti-aliased high-definition video (720\*1280\*4 @ 30+ fps)
  - ! extremely high pixel fill rate (goal: 100+ million pixels/s)
  - Flexible to suit dynamic range of games
  - ! balance hardware, homogenous resources
  - Programmability (easy to program)

Slide is from http://www.cis.upenn.edu/~cis501/lectures/12



#### Xenon

- Code name of Xbox 360's core
- Shared cell (playstation procesor) 's design philosophy.
- 2-way SMT
- Good: Procedural synthesis is highly multi-thread
- Bad: three types of game-oriented tasks are likely to suffer from the lack of high ILP support: game control, artificial intelligence (AI), and physics.



#### **Xenon Processor**

- ISA: 64-bit PowerPC chip
  - RISC ISA
  - Like MIPS, but with condition codes
  - Fixed-length 32-bit instructions
  - 32 64-bit general purpose registers (GPRs)
- ISA++: Extended with VMX-128 operations
  - 128 registers, 128-bits each
  - Packed "vector" operations
  - Example: four 32-bit floating point numbers
  - One instruction: VR1 \* VR2 ! VR3
  - Four single-precision operations
  - Also supports conversion to MS DirectX data formats
- Works great for 3D graphics kernels and compression
- 3.2 GHZ
- Peak performance Peak performance: ~75 gigaflops


Slide is from http://www.cis.upenn.edu/~cis501/lectures/12\_\_\_\_\_ov.pdf



# **Procedural Synthesis**

 Microsoft refers to this ratio of stored scene data to rendered vertex data as a compression ratio, the idea being that main memory stores a "compressed" version of the scene, while the GPU renders a "decompressed" version of the scene.





Georgia

Tech

College of

Computing

From http://arstechnica.com/articles/paedia/cpu/xbox360-1.ars/2

# The Benefits of Procedure Synthesis

- Scalable "virtual" artists
- Reduction of bandwidth from main memory to GPUs

Georgia


Tech

Computing



# **Real-time Tessellation**


- Tessellation: The process of taking a higher order curve and approximating it with a network of small flat surfaces is called tessellation.
- Traditional GPU: Artist
- Xbox 360: using Xeon
- Real time tessellation
  - Another form of data compression
  - Instead of list of vertex, stores them
  - as higher order of curves
  - Dynamic Level of Detail (LOD)



• Keep the total number of polygons in a scene under Control From http://arstechnica.com/articles/paedia/cpu/xbox360-1.ars/2




#### **Real-time Skinning**




Images are from shi et al.'s "Example-based Dynamic Skinning in Real Time"

- Artists use standard tools to generate a character model a long with a series of key poses
- Model: a set of bones + deformable skins
- Xenon interpolate new poses as needed
- Skins are generated on the fly
- Xenon only sends the vertices that have changed to save bandwidth From http://arstechnica.com/articles/paedia/cpu/xbox360-1.ars/2

# Background: Packed and Scalar Floating-Point Instructions



# Background: Shuffle and Unpack



Scalar single-precision floating-point operation



College of Computing



#### SIMD Background: Loop unrolling

```
for (i = 1; i < 12; i=i+4)
{
    x[i] = j[i]+1;
    x[i+1] = j[i+1]+1;
    x[i+2] = j[i+2]+1;
    x[i+3] = j[i+3]+1;
} SSE ADD
```

Georgia College of Tech Computing





# SIMD Background: Swizzling

- Changing the order of vector elements by calling some operands
- Vector2 foo; Vector4 bar = Vector4(1.0f, 3.0f, 1.0f, 1.0f); foo.xy = bar.zw;






# SOA & AOS

- Array of structures (AOS)
  - $\begin{array}{l} \left\{ x1,y1,\,z1,w1 \right\}\,,\, \left\{ x2,y2,\,z2,w2 \right\}\,,\, \left\{ x3,y3,\,z3,w3 \right\} \\ ,\, \left\{ x4,y4,\,z4,w4 \right\}\,\,\ldots. \end{array}$
  - Intuitive but less efficient
  - What if we want to perform only x axis?
- Structure of array (SOA)
  - $$\label{eq:starses} \begin{split} &-\{x1,x2,x3,x4\},\ \ldots,\{y1,y2,y3,y4\},\ \ldots,\{z1,z2,z3,z4\},\\ &\ldots\ \{w1,w2,w3,w4\}\ldots \end{split}$$
  - Better SIMD unit utilization, better cach
  - Also called "swizzled data"

#### Data path

- Four-instruction fetch
- Two-instruction "dispatch"
- Five functional units
- "VMX128" execution "decoupled" from other units
- 14-cycle VMX dot-product
- Branch predictor:
- "4K" G-share predictor
- Unclear if 4KB or 4K 2-bit counters
- Per thread





# **BACKGROUND: G-SHARE BRANCH PREDICTOR**



College of Computing



#### Branches...



- Movement of Kung Fu Panda is dependent on user inputs
- What happened to the previous scenes
- "Branches" in the code makes a decision
- Draw all the motions and new characters after an user input

Geor


lech

Computing

- Requires fast computing,
- May be we can prepare speculatively



#### **Branch Code**



 Depending on the direction of branch in basic block A, we have to decide whether we fetch TARG or A+1






#### **Branches: Prediction**

- Predict Branches

   Predict the next fetch address
- Fetch, decode, etc. on the predicted path Execute anyway (speculation)
- Recover from mispredictions
  - Restart fetch from correct path
- How?
  - Based on old history
- Simple example: last time predictor




#### **Two Bits Counter Based Prediction**




Predict T

- Transistion on T outcome
- Transistion on NT outcome



FSM for Last-time Prediction




FSM for 2bC (2-bit Counter)



College of Computing




#### Example






#### **Two-level Branch Predictor**





# BHR (Branch History Register)



```
New BHR = old BHR<<1 | (br_dir)
```


Example

	BHR: 00000	
Br1 :	taken	→ BHR 00001
Br 2:	not-taken	→ BHR 00010
Br 3:	taken	→ BHR 00101





#### **Gshare Branch Predictor**





# Why Branch Predictor Works ?

- Repeated history
  - Could be user actions
  - Many generic regularity in many applications,
- Correlations
  - Panda acquired a new skill it will use it later
  - E.g.
    - If (skill > higher)
      - Pandga gets a new fancy knife
    - If (panda has a new fancy knife)
      - draw it. etc..



# **MEMORY SYSTEM: STREAM OPTIMIZATIONS**



College of Computing



# **Stream Optimizations**

- 128B cache line size
- Write streaming:
  - L1s are write through, write misses do not allocate in L1
  - 4 uncacheable write gathering buffers per core
  - 8 cacheable, non-sequential write gathering buffers per core
- Read streaming:
  - 8 outstanding loads/prefetches.
  - xDCBT: Extended data cache block touch, brining data directly to L1, never store L2
  - Useful for non-shared data



#### **CPU/GPU**

- CPU can send 3D compressed data directly to the GPU w/o cache
- Geometry data
- XPS support:
  - (1): GPU and the FSB for a 128-byte GPU read from the CPU
  - (2) From GPU to the CPU by extending the GPU's tail pointer write-back feature.



#### **Cache-set-locking**

- Threads owns a cache sets until the instructions retires.
- Reduce cache contention.
- Common in Embedded systems
- Use L2 cache as a FIFO buffer: sending the data stream into the GPU



# **Tail Pointer write-back**

- Tail pointer write-back: method of controlling communication from the GPU to the CPU by having the CPU poll on a cacheable location, which is updated when a GPU instruction writes an updated to the pointer.
- Free FIFO entry
- System coherency system supports this.
- Reduce latency compared to interrupts.
- Tail pointer backing-store target





Figure 4. CPU cached data-streaming example.

Figure 4. The architecture of the L2 cache

#### **Memory systems**





# **Non-Blocking Caches**

- Hit Under Miss
  - Allow cache hits while one miss in progress
  - But another miss has to wait
- Miss Under Miss, Hit Under Multiple Misses
  - Allow hits and misses when other misses in progress
  - Memory system must allow multiple pending requests
- MSHR (Miss Information/Status Holding Register): Stores unresolved miss information for each miss that will be handled concurrently.