

CS4803DGC Design Game Consoles

Spring 2009 Prof. Hyesoon Kim





Control Dependencies

- Branches are very frequent
 - Approx. 20% of all instructions
- Can not wait until we know where it goes
 - Long pipelines
 - Branch outcome known after B cycles
 - No scheduling past the branch until outcome known

Georgia

- Superscalars (e.g., 4-way)
 - Branch every cycle or so!
 - One cycle of work, then bubbles for ~B cycles?



What to do with branches?

- -Eliminate branches
 Predication (more on later)
- Delayed branch slot
 SPARC, MIPS
- Or predict? ③





Surviving Branches: Prediction

- Predict Branches
 - And predict them well!
- Fetch, decode, etc. on the predicted path

 Option 1: No execute until branch resovled
 Option 2: Execute anyway (speculation)
- Recover from mispredictions
 - Restart fetch from correct path





Branch Prediction

- Need to know two things
 - Whether the branch is taken or not (direction)
 - The target address if it is taken (target)
- Direct jumps, Function calls: unconditional branches
 - Direction known (always taken), target easy to compute
- Conditional Branches (typically PC-relative)
 - Direction difficult to predict, target easy to compute
- Indirect jumps, function returns
 - Direction known (always taken), target difficult

Georgia College of Tech Computing



Branch Prediction: Direction

- Needed for conditional branches

 Most branches are of this type
- Many, many kinds of predictors for this
 - Static: fixed rule, or compiler annotation (e.g. br.bwh (branch whether hint. IA-64))
 - Dynamic: hardware prediction
- Dynamic prediction usually history-based
 - Example: predict direction is the same as the last time this branch was executed





Static Prediction

- Always predict NT
 - easy to implement
 - 30-40% accuracy ... not so good
- Always predict T
 - 60-70% accuracy
- BTFNT
 - loops usually have a few iterations, so this is like always predicting that the loop is taken
 - don't know target until decode

One-Bit Branch Predictor: Last-time





One-Bit Branch Predictor (cont'd)





The Bit Is Not Enough!

- Example: short loop (8 iterations)
 - Taken 7 times, then not taken once
 - Not-taken mispredicted (was taken previously)
 - Act: TTTTTTTNTTTTTTTTTTTTTTTTTTTTTTTT

Pred: XTTTTTTNTTTTTNTTTTTN

Corr: X00000 MM000000MM

Misprediction rate: 2/8 = 25%

- Execute the same loop again
 - First always mispredicted (previous outcome was not taken)
 - Then 6 predicted correctly
 - Then last one mispredicted again
- Each fluke/anomaly in a stable pattern results in two mispredicts per loop





Examples





Two Bits are Better Than One



College of Computing



Example





Importance of Branches

- 98% → 99%
 - Who cares?
 - Actually, it's 2% misprediction rate \rightarrow 1%
 - That's a halving of the number of mispredictions
- So what?
 - If a pipeline can fetch 5 instructions at a cycle and the branch resolution time is 20 cycles

Georgia

College of

Tech Computing

- To Fetch 500 instructions
- 100 accuracy : 100 cycles
- 98 accuracy:
 - 100 (correctly fetch) + 20 (misprediction)*10 = 300 cycles
- 99 accuracy
 - 100 (correctly fetch) + 20 misprediction *5 = 200 cycles



Two-level Branch Predictor





PHT

Why does Global Predictor Work?

• Branches are correlated



Gshare Branch Predictor





Biomodal Branch Predictor





Target Address Prediction

- Branch Target Buffer
 - IF stage: need to know fetch addr every cycle
 - Need target address one cycle after fetching a branch
 - For some branches (e.g., indirect) target known only after EX stage, which is way too late
 - Even easily-computed branch targets need to wait until instruction decoded and direction predicted in ID stage (still at least one cycle too late)
 - So, we have a fast predictor for the target that only needs the address of the branch instruction





Branch Target Buffer

- BTB indexed by instruction address (or fetch address)
- We don't even know if it is a branch!
- If address matches a BTB entry, it is predicted to be a branch

Direction prediction can be factored out into separate table

• BTB entry tells whether it is taken (direction) and where it goes if taken

Georgia

College of Computing

 BTB takes only the instruction address, so while we fetch one instruction in the IF stage we are predicting where to fetch the next one from



Branch Target Buffer





Function Calls





Return Address Stack (RAS)

- Function returns are frequent, yet
 - Address is difficult to compute (have to wait until EX stage done to know it)
 - Address difficult to predict with BTB (function can be called from multiple places)





Function Calls

```
foo(){
   main()
                                                  return
0x800 foo();
0x804 printf("still hungry\n");
0x900 foo();
0x904 printf("full\n");
                                                 Georgia College of Tech Computing
```



Return Address Stack (RAS)

- But return address is actually easy to predict
 - It is the address after the last call instruction that we haven't returned from yet
 - Hence the Return Address Stack





Function Calls





Return Address Stack (RAS)

- Call pushes return address into the RAS
- When a return instruction decoded, pop the predicted return address from RAS
- Accurate prediction even w/ small RAS





LOOP Branches



• Special treatment for loop branches





Options

- Prepare to branch (HPL-PD)
 - Software gives hints to the hardware about what the branch target will be. It saves us the target prediction since it has already been written into one of the target registers.
- Special Loop predictor (Intel's Pentium M)
 - Detect a loop branch
 - Train the max iteration counter value





Direct vs. Indirect Branch



- Use the BTB
- •A special indirect branch predictor (Intel's Core-2)

Georgia

Tech

College of

Computing



Eliminating Branches

- Predication
- Loop unrolling





Predication



Convert control flow dependency to data dependency Pro: Eliminate hard-to-predict branches (in traditional architecture) Eliminate branch divergence (in CUDA) Cons: Extra instructions



Instruction Predication in G80

- Comparison instructions set condition codes (CC)
- Instructions can be predicated to write results only when CC meets criterion (CC != 0, CC >= 0, etc.)
- Compiler tries to predict if a branch condition is likely to produce many divergent warps
 - If guaranteed not to diverge: only predicates if < 4 instructions
 - If not guaranteed: only predicates if < 7 instructions
- May replace branches with instruction predication
- ALL predicated instructions take execution cycles
 - Those with false conditions don't write their output
 - Or invoke memory loads and stores
 - Saves branch instructions, so can be cheaper than serializing divergent paths

Georgia

Tech

College of

Computing





Loop Unrolling

- Transforms an M-iteration loop into a loop with M/N iterations
 - We say that the loop has been unrolled N times





Georgia College of Tech Computing

Why Loop Unrolling? (1)

Less loop overhead



How many branches?



Why Loop Unrolling? (2)

Allows better scheduling of instructions





Tech // Computing

Why Loop Unrolling? (3)

Get rid of small loops



VLIW



VLIW = Very Long Instruction Word

 Int Op 1
 Int Op 2
 Mem Op 1
 Mem Op 2
 FP Op 1
 FP Op 2

- *Everything* is statically scheduled
 - All hardware resources exposed to compiler
 - Compiler must figure out what to do and when to do it
 - Get rid of complex scheduling hardware
 - More room for "useful" resources
- Examples:
 - Texas Instruments DSP processors
 - Transmeta's processors
 - Intel IA-64 (EPIC), ATI Graphics processor

Georgia College of Tech Computing



Static Instruction Scheduling



l1	12
l3	14
15	NOP





Why VLIW is good?

- Let the compiler do all of the hard work
 - Expose functional units, bypasses, latencies, etc.
 - Compiler can do its best to schedule code well
 - Compiler has plenty of time to do analysis
 - Compiler has larger scope (view of the program)
- Works extremely well on regular codes – Media Processing, Scientific, DSP, etc.
- Can be energy-efficient

- Dynamic scheduling hardware is power-hungry

Georgia



Georgia College

ech // Computing

Why is VLIW hard?

- Latencies are not constant
 - Statically scheduled assuming fixed latencies
- Irregular applications
 - Dynamic data structures (pointers)
 - "Common Case" changes when input changes
- Code can be very large
 - Every resource exposed also means that instructions are "verbose", with fields to tell each HW resource what to do
 Many, many "NOP" fields
- 3wide VLIW machine → 6 wide VLIW machine?
- Where are instruction parallelism?

Extreme Example: Intel IA-64 (EPIC)

- Goal: Keep the best of VLIW, fix problems
 - Keep HW simple and let the compiler do its job
 - Support to deal with non-constant latencies
 - Make instructions more compact
- The reality
 - Compiler still very good at regular codes
 - HW among the most complex ever built by Intel
 - Good news: compiler still improving





SPE in Cell

VLIWish

