





Georgia College of

Storage Hierarchy and Locality









2





Georgia Collaga of

Carne

- 10 C

## Cache Identification

- · When address referenced, need to
  - Find whether its data is in the cache
  - If it is, find where in the cache
  - This is called a cache lookup
- · Each cache line must have
  - A valid bit (1 if line has data, 0 if line empty)
    We also say the cache line is valid or invalid
  - A tag to identify which block is in the line (if line is valid)

Georgia Tech Computing





#### **Cache Replacement**

- Need a free line to insert new block
   Which block should we kick out?
- · Several strategies
  - Random (randomly selected line)
  - FIFO (line that has been in cache the longest)
  - LRU (least recently used line)
  - LRU Approximations (Pseudo LRU)

Georgia Tech Collaga of

Questie

Questie

# Implementing LRU

- · Have LRU counter for each line in a set
- · When line accessed
  - Get old value X of its counter
  - Set its counter to max value
  - For every other line in the set
    - If counter larger than X, decrement it
- When replacement needed – Select line whose counter is 0

Georgia Tech Computing







#### Write-Back Caches

- Need a *Dirty* bit for each line (stored in the Tag!)
  - A dirty line has more recent data than memory
- Line starts as *clean* (not dirty)
- Line becomes dirty on first write to it
  - Memory not updated yet, cache has the only up-to-date copy of data for a dirty line
- Replacing a dirty line
   Must write data back to memory (write-back)

Georgia College of Tech Computing

Quene









Bank 1

Bank 2

Interleaving

Word Address

MSB

• Multiple Concurrent

Chip Enable

LSB Works as like multiple ports

Bank 0

Questie

Bank 3

Georgia College of Tech































Prefetcher	
1st level cache     1-3 cycles       2nd level cache     10 – 20 cycles	Software prefetcher Hardware prefetcher
memory 200 – 600 cycles	
	Georgia Centegre of

#### Prefetching

- Predict future misses and get data into cache
  - If access does happen, we have a hit now (or a partial miss, if data is on the way)
  - If access does not happen, *cache pollution* (replaced other data with junk we don't need)

Quese

44 C

- To avoid pollution, prefetch buffers

   Pollution a big problem for small caches
  - Have a small separate buffer for prefetches
     How big?
- Use 2<sup>nd</sup> level cache as a prefetch buffer.

### Software Prefetching

- Two flavors: register prefetch and cache prefetch
- Each flavor can be *faulting* or *non-faulting* - If address bad, does it create exceptions?
- Faulting register prefetch is *binding*
- It is a normal load, address must be OK, uses register
- Not faulting cache prefetch is non-binding
  - If address bad, becomes a NOP
  - Does not affect register state
  - Has more overhead (load still there), ISA change (prefetch instruction), complicates cache (prefetches and loads different)

Georgia College of Tech

Canto



Georgia College of Tech

cache block address

