





Four-way SIMD VMX 128 units: - FP, permute, and simple 128 registers of 128 bits each per hardware thread Added dot product instruction (simplifying the rounding of intermediate multiply results) 3D compressed data formats . Use compressed format to store at L2 or memory. 50% of space saving.







4



CPU/GPU

- CPU can send 3D compressed data
- directly to the GPU w/o cache
- Geometry data
- XPS support:
 - (1): GPU and the FSB for a 128-byte GPU read from the CPU

 - (2) From GPU to the CPU by extending the GPU's tail pointer write-back feature.

Georgia College of _

Der


Quine

11


Tail Pointer write-back

- Tail pointer write-back: method of controlling communication from the GPU to the CPU by having the CPU poll on a cacheable location, which is updated when a GPU instruction writes an updated to the pointer.
- Free FIFO entry
- System coherency system supports this.
- · Reduce latency compared to interrupts.
- Tail pointer backing-store target


Georgia Tech Computing













A hardware real-tim	e XMA decoder.
 XMA data read from decoded. 	n disk or memory can be rapidly
 Xbox 360 is capable streams simultaneo 	e of decoding hundreds of mono usly
 The XMA hardware for in-memory soun 	can also perform looping in hardware ds.
 Most date format in 	Xbox 360 will be in the XMA format.
	Georgia College of