

Lecture 11: Persistent Memory Databases

CREATING THE NEXT[®]

KEIKREI E I MAC

1 / 71

Administrivia

• Assignment 2 and Sheet 2: Due on October 8th @ 11:59pm

 $\lambda \geq \lambda + \geq \lambda$ 2/71

• Start preparing for mid-term exam

Today's Agenda

[Persistent Memory Databases](#page-0-0)

- 1.1 [Recap](#page-3-0)
- 1.2 [Disk-oriented vs In-Memory DBMSs](#page-6-0)
- 1.3 [Persistent Memory DBMSs](#page-23-0)
- 1.4 [Storage Engine Architectures](#page-45-0)

Recap

 $4.2 + 4.2 + 3.2$ $990 - 4/71$

Larger-than-Memory Databases

- Allow an in-memory DBMS to store/access data on disk **without** bringing back all the slow parts of a disk-oriented DBMS.
	- ▶ Minimize the changes that we make to the DBMS that are required to deal with disk-resident data.
	- ▶ It is better to have only the **bu**ff**er manager** deal with moving data around
	- ▶ Rest of the DBMS can assume that data is in DRAM.
- Need to be aware of hardware access methods
	- ▶ In-memory Access ⁼ **Tuple**-Oriented.
	- ▶ Disk Access ⁼ **Block**-Oriented.

Design Decisions

• **Run-time Operation**

▶ Cold Data Identification: When the DBMS runs out of DRAM space, what data should we evict?

• **Eviction Policies**

- \blacktriangleright Timing: When to evict data?
- ▶ Evicted Tuple Metadata: During eviction, what meta-data should we keep in DRAM to track disk-resident data and avoid false negatives?

• **Data Retrieval Policies**

- \triangleright Granularity: When we need data, how much should we bring in?
- ▶ Merging: Where to put the retrieved data?

[Reference](https://hstore.cs.brown.edu/slides/hstore-damon16-ltm.pdf)

Disk-oriented vs In-Memory DBMSs

 $4E+4E+1E$ 940 7/71

Background

- Much of the development history of DBMSs is about dealing with the limitations of hardware.
- Hardware was much different when the original DBMSs were designed in 1970s:
	- ▶ Uniprocessor (single-core CPU)
	- ▶ DRAM capacity was very limited.
	- \triangleright The database had to be stored on disk.
	- ▶ Disks were even slower than they are now.

Background

- But now DRAM capacities are large enough that most databases can fit in memory. ▶ Structured data sets are smaller.
- We need to understand why we can't always use a "traditional" disk-oriented DBMS with a large cache to get the best performance.

Disk-Oriented DBMS

- The primary storage location of the database is on non-volatile storage (*e*.*g*., HDD, SSD).
- The database is organized as a set of fixed-length **pages** (aka blocks).
- The system uses an in-memory **bu**ff**er pool** to cache pages fetched from disk. ▶ Its job is to manage the movement of those pages back and forth between disk and memory.

Buff**er Pool**

- When a query accesses a page, the DBMS checks to see if that page is already in memory:
	- ▶ If it's not, then the DBMS must retrieve it from disk and copy it into a **frame** in its buffer pool.
	- ▶ If there are no free frames, then find a page to evict.
	- ▶ If the page being evicted is dirty, then the DBMS must write it back to disk.
- Once the page is in memory, the DBMS translates any **on-disk addresses** to their **in-memory addresses**.

 $\lambda \geq \lambda + \geq \lambda$ = 990 12/71

14 / 71

Buff**er Pool**

• Every tuple access goes through the buffer pool manager regardless of whether that data will always be in memory.

 $\lambda \geq \lambda + \geq \lambda$ 2 9 9 9 α 2 $17/71$

- ▶ Always translate a tuple's record id to its memory location.
- ▶ Worker thread must **pin** pages that it needs to make sure that they are not **swapped to disk**.

Disk-Oriented DBMS Overhead

[Reference](https://dl.acm.org/doi/10.1145/1376616.1376713)

18 / 71

K 로 K K 로 K , 코 , K O Q O .

In-memory DBMS

- Assume that the primary storage location of the database is **permanently** in memory.
- Early ideas proposed in the 1980s but it is now feasible because DRAM prices are low and capacities are high.
- First commercial in-memory DBMSs were released in the 1990s.
	- ▶ **Examples:** [TimesTen,](https://www.oracle.com/database/technologies/related/timesten.html) [DataBlitz,](https://dbdb.io/db/datablitz) [Altibase](http://altibase.com/)

4 통 → 4 통 → 통 → 9 Q Q → 20 / 71

Storage Access Latencies

[Reference](https://dl.acm.org/doi/10.1145/2723372.2749441)

In-Memory DBMS: Data Organization

- An in-memory DBMS does **not** need to store the database in slotted pages but it will still organize tuples in pages:
	- ▶ **Direct memory pointers** vs. record ids
	- ▶ Fixed-length vs. variable-length data **memory pools**
	- ▶ Use checksums to detect software errors from trashing the database.
- The OS organizes memory in pages too. We already covered this.

In-Memory DBMS: Data Organization

 $\lambda \geq \lambda$ $\lambda \geq \lambda$ \geq \ge

In-Memory DBMS: Data Organization

Persistent Memory DBMSs

 $42 + 12 + 2$ 940 $24/71$

Importance of Hardware

- People have been thinking about using hardware to accelerate DBMSs for decades.
- 1980s: Database Machines
- 2000s: FPGAs + Appliances
- \bullet 2010s: FPGAs + GPUs
- 2020s: $PM + FPGAs + GPIIs + CSAs + More!$ $PM + FPGAs + GPIIs + CSAs + More!$ $PM + FPGAs + GPIIs + CSAs + More!$
- [Reference](https://minds.wisconsin.edu/bitstream/handle/1793/58446/TR504.pdf?sequence=1&isAllowed=y)

Persistent Memory

- Emerging storage technology that provide low latency read/writes like DRAM, but with persistent writes and large capacities like SSDs.
	- ▶ *^a*.*k*.*a*., Non-Volatile Memory, Storage-class Memory
- First-generation devices were block-addressable
- Second-generation devices are byte-addressable

Persistent Memory

- Block-addressable Optane SSD
	- ▶ [NVM Express](https://en.wikipedia.org/wiki/NVM_Express) works with PCI Express to transfer data to and from Optane SSDs
	- ▶ NVMe enables rapid storage in SSDs and is an improvement over older HDD-related interfaces (*e*.*g*., Serial Attached SCSI (**SAS**) and Serial ATA (**SATA**))

4 로 ▶ 4 로 ▶ _ 로 _ 9 Q Q _ 27 / 71

- Byte-addressable Optane DIMMs
	- ▶ New assembly instructions and hardware support

Fundamental Elements of Circuits

Fundamental Elements of Circuits

- In 1971, Leon Chua at Berkeley predicted the existence of a fourth fundamental element.
- A two-terminal device whose resistance depends on the voltage applied to it, but when that voltage is turned off it **permanently remembers** its last resistive state.
- [Reference](https://www.nature.com/articles/nmat3338)

Fundamental Elements of Circuits

30 / 71

K 로 K K 로 K - 로 - K O Q O - L

Memristors

- A team at HP Labs led by Stanley Williams stumbled upon a nano-device that had weird properties that they could not understand.
- It wasn't until they found Chua's 1971 paper that they realized what they had invented.
- [Reference](https://ieeexplore.ieee.org/document/4687366)
- [Video](https://www.youtube.com/watch?v=bKGhvKyjgLY)

4 로 ▶ 4 로 ▶ 로 콘 9 Q Q 2 32 / 71

NVM Technologies

- Phase-Change Memory (PRAM)
- Resistive RAM (ReRAM)
- Magnetoresistive RAM (MRAM)

Phase-Change Memory

- Storage cell is comprised of two metal electrodes separated by a resistive heater and the phase change material (**chalcogenide**).
- The value of the cell is changed based on how the material is heated.
	- \blacktriangleright A short pulse changes the cell to a '0'.
	- \triangleright A long, gradual pulse changes the cell to a '1'.
- [Reference](https://dl.acm.org/doi/10.1145/1785414.1785441)

Resistive RAM

- Two metal layers with two TiO2 layers in between.
- Running a current one direction moves electrons from the top TiO2 layer to the bottom, thereby changing the resistance.
- Potential programmable storage fabric. . .
	- ▶ Bertrand Russell's Material Implication Logic
- [Reference](https://ieeexplore.ieee.org/document/4687366)

Magnetoresistive RAM

- Stores data using magnetic storage elements instead of electric charge or current flows.
- Spin-Transfer Torque (STT-MRAM) is the leading technology for this type of PM.
	- ▶ Supposedly able to scale to very smallsizes (10nm) and have **SRAM**-like latencies. What is SRAM used for?

4 로 ▶ 4 로 ▶ 로 콘 9 Q Q 25 / 71

• [Reference](https://spectrum.ieee.org/semiconductors/memory/spin-memory-shows-its-might)

Georgia

Why This is for Real

- Industry has agreed to standard technologies and form factors (JDEC).
- Linux and Microsoft added support for PM in their kernels (DAX).
- Intel added new instructions for flushing cache lines to PM (CLFLUSH, CLWB).

PM Configurations

[Reference](http://sigmod2017.org/wp-content/uploads/2017/05/06-Data-Structures-Engineering-For-Byte-Addressable-Non-Volatile-Memory.pdf)

37 / 71

제품 ▶ 제품 ▶ 이 품이 19 Q Q ...

PM for Database Systems

- Block-addressable PM is not that interesting.
- Byte-addressable PM will be a game changer but will require some work to use correctly.

 $\left(1 \pm 1 \pm 1 \pm 1\right)$ $\pm 1 \pm 1 \pm 1 \pm 1$

- ▶ In-memory DBMSs will be better positioned to use byte-addressable PM.
- ▶ Disk-oriented DBMSs will initially treat PM as just a faster SSD.

Storage & Recovery Methods

- Understand how a DBMS will behave on a system that only has byte-addressable PM.
- Develop PM-optimized implementations of standard DBMS architectures.
- Based on the [N-Store](https://github.com/jarulraj/storage) prototype DBMS.
- [Reference](https://dl.acm.org/doi/10.1145/2723372.2749441)

Synchronization

• Existing programming models assume that any write to memory is non-volatile. ▶ CPU decides when to move data from caches to DRAM.

 $4E + 4E + E$ 2000 $40/71$

• The DBMS needs a way to ensure that data is flushed from caches to PM.

Synchronization

41 / 71

K 로 K K 로 K , 코 , K O Q O .

Synchronization

- Cache-line Flush (CLFLUSH)
	- ▶ This instruction allows the DBMS to flush a cache-line out to memory.
	- ▶ If that cache line contains modified data at any level of the cache hierarchy, that data is written back to memory.
- Cache-line Write Back (CLWB)
	- \triangleright Writes back the cache line (if modified) to memory
	- ▶ The cache line may be retained in the cache hierarchy in non-modified state
	- ▶ Improves performance by reducing cache misses
	- ▶ CLWB instruction is ordered only by store-fencing (SFENCE) operation.
- Asynchronous DRAM Refresh (ADR)
	- ▶ In case of a power loss, there is sufficient reserve power to flush the stores pending in the memory controller back to Optane DIMM.
	- ▶ Stores are posted to the Write Pending Oueue (WPO) in the memory controller

• [Reference](https://www.usenix.org/system/files/login/articles/login_summer17_07_rudoff.pdf)

Naming

• If the DBMS process restarts, we need to make sure that all the pointers for in-memory data point to the same data.

4 로 ▶ 4 로 ▶ 로 라 9 Q Q 43 / 71

Naming

• If the DBMS process restarts, we need to make sure that all the pointers for in-memory data point to the same data.

 $4E + 4E + E$ 2000 $44/71$

PM-Aware Memory Allocator

• **Feature 1: Synchronization**

- ▶ The allocator writes back CPU cache lines to PM using the CLFLUSH instruction.
- It then issues a SFENCE instruction to wait for the data to become durable on PM.

• **Feature 2: Naming**

▶ The allocator ensures that virtual memory addresses assigned to a memory-mapped region never change even after the OS or DBMS restarts.

Storage Engine Architectures

 $45 \times 45 = 5$ 040 46/71

4 로 ▶ 4 로 ▶ 로 라 9 Q Q 47 / 71

Storage Engine Architectures

• **Choice 1: In-place Updates**

- \triangleright Table heap with a write-ahead $log +$ snapshots.
- ▶ Example: VoltDB

• **Choice 2: Copy-on-Write**

- ▶ Create a shadow copy of the table when updated.
- ▶ No write-ahead log.
- ▶ Example: LMDB

• **Choice 3: Log-structured**

- ▶ All writes are appended to log. No table heap.
- ▶ Example: RocksDB

48 / 71

네 로 베 네 로 베 로 바이 - 이익 O - 이

50 / 71

K 로 K K 로 K , 코 , K O Q O .

51 / 71

K 로 ▶ K 로 ▶ - 로 - YD Q @ - ...

52 / 71

In-place Updates Engine

- Limitations
	- ▶ Duplicate Data
	- ▶ Recovery Latency

PM-Aware Architectures

- Leverage the allocator's **non-volatile pointers** to only record **what** changed rather than **how** it changed.
- The DBMS only must maintain a transient **UNDO log** for a txn until it commits.
	- Dirty cache lines from an uncommitted txn can be flushed by hardware to the memory controller.
	- ▶ **No REDO log** because we flush all the changes to PM at the time of commit.

PM-Aware In-place Updates Engine

54 / 71

K 로 K K 로 K - 로 - K O Q O - L

PM-Aware In-place Updates Engine

55 / 71

K 로 K K 로 K , 코 , K O Q O .

PM-Aware In-place Updates Engine

60 / 71

KEXKEX E DAG

 $\kappa \geqslant \kappa$ $\kappa \geqslant \kappa$ \geqslant 61/71

- Limitations
	- ▶ Expensive Copies

PM-Aware Copy-On-Write Engine

62 / 71

네 로 베 네 로 베 로 바이 - 이익 O - 이

PM-Aware Copy-On-Write Engine

Log-Structured Engine

 $\lambda \geq \lambda + \geq \lambda$ = 990 64/71

Log-Structured Engine

Log-Structured Engine

66 / 71

K 로 K K 로 K , 코 , K O Q O .

4 통 ▶ 4 통 ▶ 통 통 9 9 0 0 2 0 67 / 71

Log-Structured Engine

- Limitations
	- ▶ Duplicate Data
	- \triangleright Compactions

PM-Aware Log-Structured Engine

68 / 71

K 로 K K 로 K , 코 , K O Q O .

Georgia
Tech

PM-Aware Log-Structured Engine

70 / 71

PM Summary

- Optimization of **Storage Engine Architectures**
	- ▶ Leverage byte-addressability to **avoid unnecessary data duplication**.

Conclusion

- The design of a in-memory DBMS is significantly different than a disk-oriented system.
- The world has finally become comfortable with in-memory data storage and processing.
- Byte-addressable PM is going to be a game changer.
- We are likely to see many new computational components that DBMSs can use in the next decade.

 \longleftrightarrow \longleftrightarrow \Rightarrow \circ \circ \circ \rightarrow $71/71$

 \blacktriangleright The core ideas / algorithms will still be the same.

